Barry E Gillott

60264616, Feb 15, 2000

Dec 9, 1998

9/208139

William F. Baxter - Holliston MA
Robert G. Gelinas - Westboro MA
James M. Guyer - Northboro MA
Dan R. Huck - Shrewsbury MA
Michael F. Hunt - Ashland MA
David L. Keating - Holliston MA
Jeff S. Kimmell - Chapel Hill NC
Phil J. Roux - Holliston MA
Liz M. Truebenbach - Sudbury MA
Rob P. Valentine - Auburn MA
Pat J. Weiler - Northboro MA
Joseph Cox - Middleboro MA
Barry E. Gillott - Fairport NY
Andrea Heyda - Acton MA
Rob J. Pike - Northboro MA
Tom V. Radogna - Westboro MA
Art A. Sherman - Maynard MA
Michael Sporer - Wellesley MA
Doug J. Tucker - Northboro MA
Simon N. Yeung - Waltham MA

Data General Corporation - Westboro MA

G06F 1314

710244

A very fast, memory efficient, highly expandable, highly efficient CCNUMA processing system based on a hardware architecture that minimizes system bus contention, maximizes processing forward progress by maintaining strong ordering and avoiding retries, and implements a full-map directory structure cache coherency protocol. A Cache Coherent Non-Uniform Memory Access (CCNUMA) architecture is implemented in a system comprising a plurality of integrated modules each consisting of a motherboard and two daughterboards. The daughterboards, which plug into the motherboard, each contain two Job Processors (JPs), cache memory, and input/output (I/O) capabilities. Located directly on the motherboard are additional integrated I/O capabilities in the form of two Small Computer System Interfaces (SCSI) and one Local Area Network (LAN) interface. The motherboard includes main memory, a memory controller (MC) and directory DRAMs for cache coherency. The motherboard also includes GTL backpanel interface logic, system clock generation and distribution logic, and local resources including a micro-controller for system initialization.

58871462, Mar 23, 1999

Aug 12, 1996

8/695556

William F. Baxter - Holliston MA
Robert G. Gelinas - Westboro MA
James M. Guyer - Northboro MA
Dan R. Huck - Shrewsbury MA
Michael F. Hunt - Ashland MA
David L. Keating - Holliston MA
Jeff S. Kimmell - Chapel Hill NC
Phil J. Roux - Holliston MA
Liz M. Truebenbach - Sudbury MA
Rob P. Valentine - Auburn MA
Pat J. Weiler - Northboro MA
Joseph Cox - Middleboro MA
Barry E. Gillott - Fairport NY
Andrea Heyda - Acton MA
Rob J. Pike - Northboro MA
Tom V. Radogna - Westboro MA
Art A. Sherman - Maynard MA
Michael Sporer - Wellesley MA
Doug J. Tucker - Northboro MA
Simon N. Yeung - Waltham MA

Data General Corporation - Westboro MA

G06F 1300
G06F 112

395284

A very fast, memory efficient, highly expandable, highly efficient CCNUMA processing system based on a hardware architecture that minimizes system bus contention, maximizes processing forward progress by maintaining strong ordering and avoiding retries, and implements a full-map directory structure cache coherency protocol. A Cache Coherent Non-Uniform Memory Access (CCNUMA) architecture is implemented in a system comprising a plurality of integrated modules each consisting of a motherboard and two daughterboards. The daughterboards, which plug into the motherboard, each contain two Job Processors (JPs), cache memory, and input/output (I/O) capabilities. Located directly on the motherboard are additional integrated I/O capabilities in the form of two Small Computer System Interfaces (SCSI) and one Local Area Network (LAN) interface. The motherboard includes main memory, a memory controller (MC) and directory DRAMs for cache coherency. The motherboard also includes GTL backpanel interface logic, system clock generation and distribution logic, and local resources including a micro-controller for system initialization.

61227560, Sep 19, 2000

Feb 10, 1998

9/011721

William F. Baxter - Holliston MA
Robert G. Gelinas - Westboro MA
James M. Guyer - Northboro MA
Dan R. Huck - Shrewsbury MA
Michael F. Hunt - Ashland MA
David L. Keating - Holliston MA
Jeff S. Kimmell - Chapel Hill NC
Phil J. Roux - Holliston MA
Liz M. Truebenbach - Sudbury MA
Rob P. Valentine - Auburn MA
Pat J. Weiler - Northboro MA
Joseph Cox - Middleboro MA
Barry E. Gillott - Fairport NY
Andrea Heyda - Acton MA
Rob J. Pike - Northboro MA
Tom V. Radogna - Westboro MA
Art A. Sherman - Maynard MA
Micheal Sporer - Wellesley MA
Doug J. Tucker - Northboro MA
Simon N. Yeung - Waltham MA

Data General Corporation - Westboro MA

G06F 1100

714 30

A high availability computer system and methodology including a backplane, having at least one backplane communication bus and a diagnostic bus, a plurality of motherboards, each interfacing to the diagnostic bus. Each motherboard also includes a memory system including main memory distributed among the plurality of motherboards and a memory controller module for accessing said main memory interfacing to said motherboard communication bus. Each motherboard also includes at least one daughterboard, detachably connected to thereto. The motherboard further includes a backplane diagnostic bus interface mechanism interfacing each of the motherboards to the backplane diagnostic bus; a microcontroller for processing information and providing outputs and a test bus controller mechanism including registers therein. The system further includes a scan chain that electrically interconnects functionalities mounted on each motherboard and each of the at least one daughter board to the test bus controller; and an applications program for execution with said microcontroller. The applications program including instructions and criteria to automatically test the functionalities and electrical connections and interconnections, to automatically determine the presence of one or more faulted components and to automatically functionally remove the faulted component(s) from the computer system.